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Abstract: Transistors are the fundamental building block of modern electronic 
devices. So far, all transistors are based on various types of semiconductor junctions. 
The most common bipolar-junction transistors and metal-oxide-semiconductor 
field-effect transistors contain p-n junctions to control the current, depending on 
applied biases across the junctions. Thin-film transistors need metal-semiconductor 
junctions for injecting and extracting electrons from their channels. Here, by coating a 
heavily-doped thin indium-tin-oxide (ITO) film through a shadow mask onto a 
biopolymer chitosan/ITO/glass substrate, we can have a high-performance 
junctionless transparent organic-inorganic hybrid thin film transistor. This could be 
the simplest transistor in the world, to our knowledge, not only in its structure, but 
also its fabrication process. In addition, the device performance is found to be greatly 
enhanced using a reinforced chitosan/SiO2 hybrid bilayer dielectric stack. Our results 
clearly show that this architecture can lead to a new class of low-cost transistors.  
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Field-effect transistors (FETs) are a broad type of semiconductor devices which 
modulate the current flow through applied gate voltages. They are the fundamental 
building blocks in many electronic products. In all FETs, the channels are lightly 
doped and device fabrication is always based on the formation of junctions between 
the channels and source/drain contacts1. Bipolar-junction transistors (BJTs) and 
inversion-mode metal-oxide-semiconductor field-effect transistors (MOSFETs) 
contain p-n junctions formed by either implantation or diffusion of donors or 
acceptors into a semiconductor substrate. The p-n junctions modulate the current 
according to the potential drop across them. It should point out that, in principle, the 
simplest FET can be constructed using an ultra-thin semiconductor in which charge 
carriers can be completely depleted by an electrical field applied through its gate 
dielectric layer/gate electrode. This conceptual FET without involving any junctions 
was patented by Lilienfeld in 1925 (ref. 2). However, as thin film technology was not 
available till recent decades, the simplest FET has not been fabricated successfully yet. 
Instead, to fully modify the concentration of charge carriers in the lightly-doped 
channel, metal-semiconductor junctions are usually employed for injecting and 
extracting electrons from the channels in thin-film transistors (TFTs). With rapid 
development of semiconductor technologies, a variety of transistors have been 
invented based on different structures and junction designs. Transistors with junctions 
are fundamental elements in many electronic products and they have played an 
important role in the evolution of electronic industry. In contrast, the concept of 
simple Lilienfeld’s FET fades out of research attention.      
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    As the p-n junction formation is formed through diffusion or implantation of 
dopant atoms into a semiconductor material, involvement of the junctions into 
transistors requires much more complicated design and fabrication processes than 
what the Lilienfeld FET would need. This no doubt increases the fabrication cost and 
bring a big technical challenge of precisely controlling the space profile of dopant 
atoms when the distance between two adjacent junctions is less than 10 nm in 
state-of-the-art integrated circuits. To break through the current process limitation and 
further reduce the fabrication cost, junctionless nanowire transistors have recently 
been demonstrated3,4. Based on a  heavily doping Si-nanowire on a Si-on-insulator 
(SOI) substrate, Colinge et al built their transistor on silicon nanowires which had 
homogeneous doping polarity and uniform doping concentration across the channel 
without any junction formation two years ago3,4. Although the junction formation was 
not needed, the device fabrication still required rigorous multigate Si-nanowire 
patterned by expensive electron-beam lithography on SOI substrates. Thereafter, a lot 
of efforts have been paid for further relaxing the junctionless process by using other 
approaches5-7. Gundapaneni et al proposed a sort of bulk planar junctionless 
transistors by introducing an additional junction in the vertical direction for isolation 
purposes5. Lin et al reported junctionless poly-Si TFTs by using two-step-deposited 
channel and source/drain with an ultrathin dielectric6. A flash memory based on a 
gate-all-around Si-nanowire junctionless transistor was also demonstrated by Choi 
and his co-workers7. However, these junctionless transistors are silicon based devices 
and strongly rely on the stringent requirements, such as SOI wafers, ultrathin gate 
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dielectric, precise multistep photolithography, etc. In other words, fabrication of these 
junctionless FETs is still rather challenging. 
    Recently, transparent oxide-based electronic devices are expected to meet 
emerging technological demands where silicon-based electronics can not provide a 
solution8-10. Oxide-based semiconductors have thus attracted much attention due to 
their high transparency and large carrier mobilities even in an amorphous structure 
deposited at room temperature8-10. Among the various oxide semiconductors, 
indium-tin-oxide(ITO) is a very promising material. A typical ITO film is an n-type 
degenerate semiconductor11 with a wide bandgap of 3.8~4.0 eV and it has been 
widely investigated as a transparent conducting material in various optoelectronic 
applications such as flat-panel displays, solar cells, and organic light-emitting diodes, 
etc12. In contrast, little is known for its active electronic applications as a 
semiconductor material.  
Another challenge of having high performance junctionless FETs originates from 
the quality of the gate dielectric. From the device physics perspective, successful 
operations of junctionless FETs depend on whether the charge carriers can be fully 
depleted in their channels in response to the applied gate voltages6. To achieve an 
efficient gating effect, a large gate capacitance is desirable for enhancing the 
electrostatic coupling between the gate and channel. Reducing the dielectric thickness 
is the most straightforward solution as the gate capacitance is proportional to the 
permittivity of the dielectric material, but inversely proportional to the thickness of 
the dielectric layer. When the thickness of SiO2 or Si3N4, very commonly used 
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dielectric materials, is reduced to ~ 10 nm or less, the leakage current through the gate 
layer would severely affect the device operations13,14. Another attractive strategy is to 
employ high-permittivity(high-k) materials such as metal oxide. Unfortunately, high-k 
dielectric films are typically grown/deposited at high temperatures to ensure highly 
insulating characteristics15,16. To address the above issues, recently, a new type of 
dielectric, organic solid electrolytes/ionic liquids, has been reported as an fascinating 
approach to increase the capacitance due to large electric-double-layer(EDL) 
capacitance(>1μF/cm2) at dielectric/channel interface17-22. For example, Frisbie and 
Berggren demonstrated polyelectrolyte/ion gel as an effective gate insulator with a 
large capacitance(>1μF/cm2) for low-voltage TFTs applications18-21. High density 
carrier accumulation(>1014/cm2) in ZnO-based FETs was also reported by Iwasa et al 
using ionic liquids as the gate dielectric22. In addition, we have also demonstrated that 
the microporous SiO2 dielectric is an effective solid electrolyte with high gate control 
ability for several specific FET operations such as vertical23, in-plane gate24,25, and 
dual-gate TFTs26. Although these pioneering reports have attracted a lot attention, the 
exploitation of new dielectric materials is still of great significance.  
   Chitosan is a cationic biopolymer obtained from deacetylation of chitin, which is 
the second abundant natural polysaccharide on earth after cellulose27,28. It has found 
many applications in biotechnology, biomedicine, and food-packaging, due to its 
biocompatibility, biodegradability, non-toxicity, and excellent film-forming 
ability27,28. However, to our knowledge, very little attention has been paid to their 
potential dielectric application yet.   
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In this paper, we demonstrate two advances in tackling the challenges addressed 
above. We have successfully fabricated junctionless transparent TFTs gated through 
chitosan-based solid-biopolymer electrolyte. The devices have the following major 
features. (i) Extremely simple device structure: an ultra-thin highly-doped ITO is 
deposited though a shadow mask on a dielectric layer coated conducting substrate in 
just one step. This is the simplest transistor in the world in our knowledge. (ii) Novel 
dielectric material: chitosan is employed as a new low-cost 
solid-biopolymer-electrolyte dielectric to achieve high gate control ability and low 
threshold gate voltage. (iii) High performance organic-inorganic hybrid gate stack: a 
SiO2 film(~5nm)/chitosan hybrid bilayer is found to be an efficient way to improve 
the stability and performance of the devices. (iv) The devices can be fabricated at 
room temperature.  
Our junctionless TFTs are fabricated on conducting ITO glass substrates at room 
temperature, as shown in Fig.1. Firstly, chitosan solution (2 wt% in acetic acid) is 
drop-casted onto ITO-based substrates and dried in air to form a homogeneous 
chitosan film (thickness: ~6 μm). Secondly, an ultra-thin SiO2 layer(~5nm) is  
deposited on the chitosan film using plasma-enhanced chemical vapor deposition 
(PECVD) method. For a comparison, the control samples are not coated with the thin 
SiO2 layer. Thirdly, ITO films with different thickness(10nm, 20nm, 30nm, 60nm) are, 
respectively, deposited on the chitosan/SiO2 dielectric using radio-frequency 
magnetron sputtering of an ITO target (90 wt% In2O3 and 10 wt% SnO2) under a 
power of 100 W, a working pressure of 0.5 Pa and an Ar flow rate (14 sccm). The ITO 
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films are patterned through a nickel shadow mask with the dimension of 150 
μm×1000 μm. The capacitance-frequency measurements are performed using the 
WK 6500B precision impedance analyzer. The transfer/output characteristics of the 
devices are measured with a Keithley 4200 semiconductor parameter analyzer at room 
temperature in dark. 
The specific gate capacitances (Ci) of the electrolyte dielectrics without and with 
the SiO2 layer, using the sandwiched structure of ITO/chitosan(/SiO2)/ITO, are shown 
in Fig.2(a) in the frequency range (20Hz-1M Hz). The inset displays the molecular 
structure of chitosan. For pure chitosan dielectric (black curve), Ci increases with 
decreasing frequency and reaches to a maximum of 1.4 μF/cm2 at 20 Hz. The strong 
frequency dependence of capacitance can be explained by the electrolyte behavior due 
to the presence of mobile ions in chitosan-based biopolymer29,30. Here, since acetic 
acid is used as the solvent, the chitosan-based biopolymer can exhibit protonated 
electrolyte behavior due to amino-group protonation ( 2 3NH H NH
+ +− + ↔ − ). When 
an extrinsic electric field is applied, some of protonated amino groups will be 
deprotonated. Then, the protons can transport through hopping from one oxygen atom 
to another through hydrogen bonds, as shown in Fig.2(b). This mechanism is usually 
termed as the Grotthuss mechanism29. Finally, mobile protons(H+) and 
acetates(CH3COO-) will move oppositely in response to the applied electric field and 
accumulate at the dielectric/electrode interfaces to form EDL capacitors. While at the 
high-frequency region, the low ion mobility limits the response time, and only a small 
number of ions can accumulate at the interface, leading to a low capacitance value30. 
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This frequency dependence of the capacitance is consistent with the other results from 
solid electrolytes/ionic liquids18-22,29,30. Compared to a pure chitosan dielectric, the 
reinforced chitosan/SiO2 hybrid bilayer dielectric (red curve) exhibits a capacitance 
value of 1.0 μF/cm2 at 20 Hz. In addition, the hybrid dielectric has a better insulating 
property with a leakage current of ~0.6 nA at VG=2.0V, a factor of three smaller than 
that of pure chitosan dielectric, see Fig.2(c).  
The transfer and output characteristics of the TFTs gated through pure chitosan 
dielectric are shown in Fig 3. The transfer curves of the TFTs with different top ITO 
thicknesses (tITO) at different VDS (2.0V, 0.1V) are given in Figure 3(a). With tITO =60 
nm, the gate voltage (VGS) has no a significant modulation effect on the drain current 
(IDS). For tITO =30 nm, the field-effect modulation is showing up, but very weak. 
However, under tITO =20 nm, the IDS is found to be strongly dependent on VGS. The 
subthreshold swing(S) and on-off ratio(Ion/off) are found to be 352 mV/dec and 4.2×
104, respectively. It is noted that, when tITO is further decreased to ~10nm, the TFTs 
(VDS=2.0V) exhibit a much better FET performance with an S value of 110mV/dec 
and Ion/off of 1.2×106. Figure 3(b) shows the output curves of the TFT with tITO=10 
nm. The VGS is varied from -0.2 to 1.0 V in 0.2V steps. The device exhibits clear 
current saturation behaviors at high VDS. The linear characteristics without current 
crowding at low VDS suggest that the device has nice Ohmic contacts.  
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In a traditional inversion-mode or accumulation-mode MOSFET, the conducting 
path is close to the dielectric/channel interface due to the confinement of electric field 
originating from the gate electrode. However, for our junctionless ITO-TFTs, the 
operating mechanism is different from that of traditional devices and can be described 
as follows. In the subthreshold region (under a negative gate bias), the heavily-doped 
ITO channel is fully depleted under a negative gate voltage through the large EDL 
capacitance(>1μF/cm2), leading to an upward band bending of the ITO channel, as 
shown in Fig.4(a). With increasing the gate voltage positvely, the electric field in the 
channel reduces until a neutral region appears on top of the ITO channel, as shown in 
Fig.4(b). At this point, we should note that the current starts to flow through the 
neutral heavily-doped ITO channel. By further increasing the gate voltage, the 
depletion width decreases until a full neutral ITO is restored in the whole channel. 
This occurs when the gate voltage equals the flat-band voltage, as shown in Fig.4(c). 
As highly doping ITO is also employed as the gate metal in these devices, the 
flat-band voltage should be corresponding to G 0V ≈ . At the onset of this condition, 
the current reaches to a saturation region. Thereafter, by increasing the gate voltage 
further, electrons will accumulate on the intersurfaces of the channel, as shown in 
Fig.4(d). In that case, the current transport is contributed from both the surface and 
bulk of ITO channel. It is very interesting to note that when ITO-TFT is fully turned 
on, the channel can be actually regarded as a resistor with conductivity: Dq Nσ μ= . 
Thus, the channel current can be expressed by Ohm’s law: 
( )DS D ITO DSI q N t W L Vμ= , where μ is the channel carrier mobility and ND denotes 
carrier concentration of ITO film( ~5×1019/cm3). According to the above equation 
and transfer curve (see Fig.3(a) for tITO =10 nm, VDS=0.1V), the μ is estimated to be 
8.8 cm2/Vs. 
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For a traditional inversion-mode or accumulation-mode MOSFET, the channel 
has a high resistance to block the current through it under small gate voltages. In order 
to drive a significant channel current, a large gate voltage must be applied to create a 
thin conducting layer for carriers transport near dielectric/channel interface. As a 
result, the carrier scattering increases (and conductivity decreases) with increasing 
gate voltage. However, this does not occur in our junctionless ITO-TFTs where the 
current flows in the back side of the ITO (for the partially depleted case) or the entire 
ITO film (for the flat-band and accumulation cases). Thus, carrier transport in our 
devices is not influenced by the scattering centres at the dielectric/channel interface. 
The potential profile perpendicular to the gate layer (the x direction) can be 
understood through solving the 1D Poisson equation with a depletion approximation 
in the channel. With the relative permittivity of ITO, 9sε ≈ (ref. 11), spacial charge 
concentration of ITO film ~5×1019/cm3 and a typical thickness of the EDL of ~1.0 
nm31-33, the depletion width of the ITO channel is thus estimated to be approximately 
10 nm at . The calculated depletion width agrees well with our 10 nm thick 
ITO channel which can be fully switched off. The key points to fabricate such 
junctionless TFTs can be summarized as follows: (i) the ITO layer as a channel 
should be heavily doped to obtain a good ohmic contacts and a high on-state drain 
current; (ii) the channel layer should be sufficiently thin so that the charge carriers can 
be fully depleted at relatively small negative gate voltages; (iii) the C
G 2VV = −
i should be as 
large as possible to achieve a strong field-effect modulation.  
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In order to check the repeatability of the device performance, the pulse response 
measurements are carried out, see Fig.5(a). It is seen that IDS repeats reasonably well 
in response to the pulsed VG, suggesting that the on-state current and the on/off 
current ratio are highly repeatable. These results indicate that no chemical doping or 
chemical reaction occurs at the chitosan-based biopolymer electrolyte/ITO film 
interface. The electrostatic switching is dominant mechanism for our device 
operations. Here, we should acknowledge that our ITO-TFTs show a slow transient 
response due to the slow dielectric-polarizing limitation related to ion migration in the 
chitosan-based biopolymer electrolyte. However, for low-cost electronics applications, 
switching speed is not the primary parameter to achieve34. In this sense, the slow 
transient response may not be a killer to the low frequency applications such as 
sensors. In contrast, transparent feature and simple room-temperature process which is 
compatible with flexible electronics are the real merits for our devices34. They can 
find many potential applications in low-cost electronic devices34. To further 
investigate the device stability, a negative-bias-stress test is performed through 
applying a constant gate bias of VGS= -2V. Figure 5(b) shows the evolution of the 
transfer curves as a function of the bias-stress time. The shift of Vth ( ) increases 
with the stress time. From this figure, the 
thVΔ
thVΔ  is found to be ~0.43V for the 
1000s-stress curve. In general, the origins of Vth shift are attributed to charge trapping 
at the gate dielectric and/or the interface between the channel and gate dielectric, or 
else resulted from the defects in the channel35,36. For our junctionless ITO-TFTs, the 
Vth shift could originate from (i) O2 (from ambient atmosphere) related charge 
trapping centres and (ii) the structural defects induced during depositing the ITO 
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channel layer. As the ITO layer is very thin, O2 molecules could possibly penetrate it 
into the chitosan film. Direct ion bombardment onto chitosan in the subsequent ITO 
sputtering deposition can also induce structural defects at the surface of chitosan and 
finally degrade the device performance.  
To eliminate these possible factors, a 5-nm thick SiO2 film is coated on top of 
chitosan layer to form an organic/inorganic hybrid bilayer. Figure 6 (a)~(d) show the 
electrical characteristics of the junctionless ITO-TFTs with such a hybrid bilayer 
dielectric. Compared to the ITO-TFT with a pure chitosan gate dielectric, the TFT 
with the reinforced hybrid dielectric exhibits an improved performance, i.e., a larger 
Ion/off of 5.5×107 and a smaller S of 84mV/dec, see Fig 6(a). In addition, the μ 
exhibits a large value of 28 cm2/Vs according to the Ohm’s law of bulk current in ITO 
channel. The device also exhibits good Ohmic contact properties as good current 
saturation behaviors at high VDS and linear characteristics at low VDS are observed, see 
Fig. 6(b). The pulse response of the junctionless TFTs gated by the hybrid bilayer 
dielectric with tITO=10nm is improved in comparison with the device with pure 
chitosan electrolyte, as Ion/off maintains a larger value >107, see Fig. 6(c). Again,  
 is found to be only 0.13V for the 1000s-stress curve, a factor of three smaller 
than that for the devices with the pure chotosan dielectric, as shown in Fig. 6(d).  
thVΔ
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Another feature of our ITO-FETs is highly transparent. Figure 7 shows the 
optical transmission spectra of the junctionless organic-inorganic hybrid ITO-TFTs in 
the wavelength range between 200 and 1000 nm. The average transmittance in the 
visible portion (400–700 nm) is more than 80%. A photograph of the ITO-TFT arrays 
placed on a background text is shown in the inset of Fig.7. One can see the text 
clearly through the devices, while the junctionless TFT arrays are invisible.  
In summary, junctionless transparent organic-inorganic hybrid ITO thin-film 
transistors with a very simple structure have been fabricated using very simple 
fabrication processes. The channel and source/drain electrodes of the ITO-TFTs are 
realized through a heavily-doped ITO-coplanar ultra-thin film. Solution-processed 
chitosan-based biopolymer electrolyte and a reinforced chitosan/SiO2 hybrid bilayer 
dielectric stack are employed respectively as gate dielectric. We find that a 10 nm 
thick ITO film with a reinforced chitosan/SiO2 hybrid dielectric exhibits an excellent 
FET performance with a small subthreshold swing of 84mV/dec and a large on/off 
ratio of 5.5×107. Such a simple device structure and fabrication process may open 
the door for easy access to low-cost electronic applications.  
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Figure captions 
Fig.1. The schematic diagram of our junctionless chitosan/SiO2 hybrid ITO-TFT.  
 
Fig.2. (a) Specific gate capacitance of the junctionless TFTs without and with the SiO2 
layer in the frequency range from 20Hz to 1M Hz. The inset shows the molecular 
structures of chitosan. (b) Proton hopping mechanism: when an electric field is 
applied, some of the protonated amino groups will be deprotonated and then transport 
through hopping from one oxygen atom to another with hydrogen bonds. (c) Gate 
leakage curves of the ITO-TFTs without and with the SiO2 layer. 
 
Fig.3. (a) The transfer curves of the ITO-TFTs gated through pure chitosan-based 
biopolymer dielectric with several different thick ITO layers (tITO=10nm, 20nm, 30nm, 
60nm). (b) The output curves of the ITO-TFTs for tITO= 10nm.  
 
Fig.4. The energy band diagrams and schematic diagrams for the ITO-FETs at four 
working modes. (a) Fully-depleted mode(VG<<0). (b) Partly-depleted channel mode 
(VG<0). (c) Neutral channel mode ( G 0V ≈ ). (d) Surface-accumulated channel mode 
( ).  G 0V >
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Fig.5. The ITO-TFTs with pure chitosan as the gate dielectric for tITO= 10nm. (a) 
Pulse response with a square-shaped VG of V+= 2.0V and V-= -2.0V under a constant 
bias of VDS=2.0V. (b) The evolution of the IDS-VGS curves of the ITO-TFT to which a 
negative-stress bias (VGS= -2V) is applied to the device as a function of the stress 
time. 
 
Fig.6. The ITO-TFTs with chitosan/SiO2 hybrid bilayer as the gate dielectric for tITO= 
10nm. (a) The IDS-VGS curves. (b) The IDS-VDS curve. (c) Pulse response with a 
square-shaped VG of V+= 2.0V and V-= -2.0V under a constant bias of VDS=2.0V. (d) 
The evolution of the IDS-VGS curves of the device to which a negative-stress bias(VGS= 
-2V) is applied as a function of the stress time. 
 
Fig.7 Optical transmittance spectrum of the hybrid ITO-TFTs on glass substrate. The 
inset shows an optical image of an as-prepared hybrid ITO-TFT array on a glass 
substrate placed on a text paper.  
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